2019-12-09
Multilayer Camouflaged Secure Boot for SoCs
Publication
Publication
Presented at the
International Workshop on Microprocessor/SoC Test, Security and Verification (December 2019), Austin, TX, USA, USA
Reconfigurable logic enables architectural updates for embedded devices by providing the ability to reprogram partial or entire device. However, this flexibility can be leveraged by the adversary to compromise the device boot process by modifying the bitstream or the boot process with physical or remote access of device placed in a remote field. We propose a novel multilayer secure boot mechanism for SoCs with a two-stage secure boot process. First stage uses device bound unique response as a key to decrypt application logic. The security function is extended at runtime by integrating intermittent architecture and application locking mechanism to reveal correct functionality.
| Additional Metadata | |
|---|---|
| doi.org/10.1109/MTV48867.2019.00019 | |
| International Workshop on Microprocessor/SoC Test, Security and Verification | |
| Organisation | Computer Security |
|
Siddiqui, A. S., Nicholas, G. S., Joseph, S. R., Gui, Y., Plusquellic, J., van Dijk, M., & Saqib, F. (2019). Multilayer Camouflaged Secure Boot for SoCs. In Proceedings of 2019 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV) (pp. 56–61). doi:10.1109/MTV48867.2019.00019 |
|
