Simulated Time for Testing Railway Interlockings with TTCN-3

2006

Presented at the International Workshop on Formal Approaches to Software Testing

Additional Metadata
Publisher	Springer
Editor	W. Grieskamp , C. Weise
Series	Lecture Notes in Computational Science and Engineering
Conference	International Workshop on Formal Approaches to Software Testing
Organisation	Specification and Analysis of Embedded Systems
Citation APA Style AAA Style APA Style Cell Style Chicago Style Harvard Style IEEE Style MLA Style Nature Style Vancouver Style American-Institute-of-Physics Style Council-of-Science-Editors Style BibTex Format Endnote Format RIS Format CSL Format DOIs only Format	Blom, S., Ioustinova, N., van de Pol, J., Rennoch, A., & Sidorova, N. (2006). Simulated Time for Testing Railway Interlockings with TTCN-3. In W. Grieskamp & C. Weise (Eds.), LNCS (pp. 1–15). Springer.

Publication