



Centrum voor Wiskunde en Informatica

**REPORTRAPPORT**

A note on fairness in I/O automata

J.M.T. Romijn and F. Vaandrager

Computer Science/Department of Software Technology

**CS-R9579 1995**

Report CS-R9579  
ISSN 0169-118X

CWI  
P.O. Box 94079  
1090 GB Amsterdam  
The Netherlands

CWI is the National Research Institute for Mathematics and Computer Science. CWI is part of the Stichting Mathematisch Centrum (SMC), the Dutch foundation for promotion of mathematics and computer science and their applications.

SMC is sponsored by the Netherlands Organization for Scientific Research (NWO). CWI is a member of ERCIM, the European Research Consortium for Informatics and Mathematics.

Copyright © Stichting Mathematisch Centrum  
P.O. Box 94079, 1090 GB Amsterdam (NL)  
Kruislaan 413, 1098 SJ Amsterdam (NL)  
Telephone +31 20 592 9333  
Telefax +31 20 592 4199

# A Note on Fairness in I/O Automata

Judi Romijn and Frits Vaandrager

CWI

P.O. Box 94079, 1090 GB Amsterdam, The Netherlands

judi@cwi.nl, fritsv@cwi.nl

## Abstract

Notions of weak and strong fairness are studied in the setting of the I/O automaton model of Lynch & Tuttle. The concept of a *fair I/O automaton* is introduced and it is shown that a fair I/O automaton paired with the set of its fair executions is a live I/O automaton provided that (1) in each reachable state at most countably many fairness sets are enabled, and (2) input actions cannot disable strong fairness sets. This result, which generalizes previous results known from the literature, was needed to solve a problem posed by Broy & Lamport for the Dagstuhl Workshop on Reactive Systems.

*AMS Subject Classification (1991):* 68Q05, 68Q25, 68Q60.

*CR Subject Classification (1991):* D.2.4, F.1.1, F.3.1.

*Keywords & Phrases:* Concurrency, I/O automata, weak fairness, strong fairness, liveness.

*Notes:* The results reported in this paper have been obtained as part of the research project “Specification, Testing and Verification of Software for Technical Applications”, which is being carried out by the Stichting Mathematisch Centrum for Philips Research Laboratories under Contract RWC-061-PS-950006-ps. The second author was supported by the HCM network EXPRESS. His current affiliation is: Computing Science Institute, University of Nijmegen, P.O. Box 9010, 9500 GL Nijmegen, The Netherlands.

## 1. INTRODUCTION

Many specification formalisms for reactive systems incorporate notions of weak and strong fairness (see, for instance, [6, 7, 8, 9]). Informally, the requirement of weak fairness disallows executions in which certain sets of transitions are continually enabled but not taken beyond a certain point, whereas the requirement of strong fairness disallows executions in which certain sets of transitions are enabled infinitely often but taken only finitely many times. A natural criterion that any acceptable notion of fairness should satisfy is that it induces liveness properties in the sense of [3]: it should be possible to extend every finite execution to a fair one. Several authors have observed that weak and strong fairness induce liveness properties if the number of fairness sets (sets of transitions for which fairness is required) is countable [8, 1]. If this number is uncountable then one does not obtain liveness properties in general: since in a transition system each execution contains at most a countable number of transitions, it is impossible to give fair turns to uncountably many fairness sets.

In most practical cases, the restriction to a countable number of fairness sets is unproblematic. However, there are classes of applications where this restriction cannot be made. A nice example here is the specification problem proposed by Broy & Lamport [4] for the Dagstuhl Workshop on Reactive Systems. In this problem, there is a set of processes that

can concurrently issue procedure calls to a memory component that responds to these calls by issuing returns. Because there are no constraints on the number of processes and each call should eventually lead to a corresponding return, it is impossible to specify the required liveness properties using only a countable number of fairness sets. Abadi, Lamport & Merz [2] overlooked this fine point in their (preliminary) TLA solution to the Dagstuhl problem: their specification of the memory component contains an unspecified (potentially uncountable) number of fairness sets, but the correctness proof uses a result (Proposition 4 from [1]) that applies only if the number of fairness sets is countable.

Essentially, the main contribution of this note is a slight generalization of Proposition 4 of [1] that fixes the problem in [2]: we claim that the proposition also holds if one does not impose a global constraint on the number of fairness sets, but instead assumes that in each reachable state only a countable number of fairness sets is enabled. The latter restriction applies to the Dagstuhl example since in each reachable state the number of outstanding calls is finite. The key argument in our proof is not difficult, but distinctly different from the argument used in the proof of Proposition 4 of [1].

We have stated our results in terms of the I/O automaton model [8, 5], since the first author is currently working on an I/O automaton solution to the Dagstuhl problem for which she needs this formulation.<sup>1</sup> We propose a model of *fair I/O automata*, which is a generalization of the original I/O automaton model of [8]. Our main result is that under certain assumptions fair I/O automata can be viewed as a special case of the *live I/O automata* of [5], another generalization of the original model. Roughly speaking, this result says that each finite execution can be extended to a fair one independently of the inputs provided by the environment. The notion of a live I/O automaton is very general but its definition is complex and cumbersome to use: in order to prove that a certain structure is a live I/O automaton one has to exhibit a winning strategy in an infinite two-player game. Since it appears that all liveness properties that one needs in practice can be specified using weak and strong fairness properties only [6, 7, 9] and since it is trivial to check that a structure is a fair I/O automaton, we think that there will be many situations where, after one has described a system as a fair I/O automaton, our result provides one with a live I/O automaton description almost for free.

The outline of this article is as follows. In Section 2, we introduce fair I/O automata. In Section 3 we prove that a fair I/O automaton paired with the set of its fair executions is a live I/O automaton provided that (1) in each reachable state at most countably many fairness sets are enabled, and (2) input actions cannot disable strong fairness sets. In Section 4, we define a composition operation on fair I/O automata and show that this operation is compatible with the composition operation on live I/O automata defined in [5]. Appendix A lists the basic notions of safe and live I/O automata as defined in [5].

## 2. DEFINITIONS

In this section we define the model of *fair I/O automata*, which is a generalization of the original I/O automaton model of [8]: whereas the I/O automata of [8] only allow for weak fairness, fair I/O automata permit both weak and strong fairness.

---

<sup>1</sup>It is easy to translate our results to the setting of TLA [7].

*Fair I/O automata* A *fair I/O automaton*  $A$  is a triple consisting of

- a safe I/O automaton  $\text{safe}(A)$ , and
- sets  $\text{wfair}(A)$  and  $\text{sfair}(A)$  of subsets of  $\text{local}(\text{safe}(A))$ , called the *weak fairness sets* and *strong fairness sets*, respectively.

In the rest of this note we write  $\text{local}(A)$  for  $\text{local}(\text{safe}(A))$ ,  $\text{steps}(A)$  for  $\text{steps}(\text{safe}(A))$ , etc. Also, we fix a fair I/O automaton  $A$ .

*Enabling* Let  $U$  be a set of actions of  $A$ . Then  $U$  is *enabled* in a state  $s$  iff an action from  $U$  is enabled in  $s$ . Set  $U$  is *input resistant* if and only if, for each pair of reachable states  $s, s'$  and for each input action  $a$ ,  $s$  enables  $U$  and  $s \xrightarrow{a} s'$  implies  $s'$  enables  $U$ . So once  $U$  is enabled, it can only be disabled by the occurrence of a locally controlled action.

*Fair executions* An execution  $\alpha$  of  $A$  is *weakly fair* if the following conditions hold for each  $W \in \text{wfair}(A)$ :

1. If  $\alpha$  is finite then  $W$  is not enabled in the last state of  $\alpha$ .
2. If  $\alpha$  is infinite then either  $\alpha$  contains infinitely many occurrences of actions from  $W$ , or  $\alpha$  contains infinitely many occurrences of states in which  $W$  is not enabled.

Execution  $\alpha$  is *strongly fair* if the following conditions hold for each  $S \in \text{sfair}(A)$ :

1. If  $\alpha$  is finite then  $S$  is not enabled in the last state of  $\alpha$ .
2. If  $\alpha$  is infinite then either  $\alpha$  contains infinitely many occurrences of actions from  $S$ , or  $\alpha$  contains only finitely many occurrences of states in which  $S$  is enabled.

Execution  $\alpha$  is *fair* if it is both weakly and strongly fair. In a fair execution each weak fairness set gets turns if enabled continuously, and each strong fairness set gets turns if enabled infinitely many times. We write  $\text{fairexecs}(A)$  for the set of fair executions of  $A$ .

### 3. MAIN RESULT

In [5], live I/O automata are introduced as a generalization of the I/O automata of [8] with general liveness properties (see also Appendix A). Our main result, stated below, says that, assuming certain conditions, fair I/O automata are a special case of live I/O automata.

**THEOREM 1** *Suppose that fair I/O automaton  $A$  satisfies the following conditions: (1) each reachable state of  $A$  enables at most countably many sets in  $\text{wfair}(A) \cup \text{sfair}(A)$ , and (2) each set in  $\text{sfair}(A)$  is input resistant. Then  $\text{live}(A) \triangleq (\text{safe}(A), \text{fairexecs}(A))$  is a live I/O automaton.*

**PROOF** With each finite execution  $\alpha$  we associate an infinite two-dimensional array  $\mathcal{A}_\alpha$  of weak and strong fairness sets. The array contains all the weak or strong fairness sets that

are enabled at some point in execution  $\alpha$  but from which no action has been executed in the subsequent part of  $\alpha$ . We will use array  $\mathcal{A}_\alpha$  to define a strategy that treats each fairness set in a fair manner and thus establishes the environment-freedom of  $live(A)$ . The array is defined by induction on the length of  $\alpha$ :

- If  $\alpha$  consists of a single state  $s$ , then  $\mathcal{A}_\alpha$  is constructed by filling the first row with the sets in  $wfair(A)$  and  $sfair(A)$  that are enabled in  $s$ . While filling, the sets are alternately taken from  $wfair(A)$  and  $sfair(A)$ . Remaining positions are filled with the symbol  $\blacksquare$ .

If  $s$  enables 6 weak fairness sets and 2 strong fairness sets, then  $\mathcal{A}_\alpha$  might look like this:

	1	2	3	4	5	6	7	8	9	...
1	$W_{1_1}$	$S_{1_1}$	$W_{1_2}$	$S_{1_2}$	$W_{1_3}$	$W_{1_4}$	$W_{1_5}$	$W_{1_6}$	$\blacksquare$	...
2	$\blacksquare$	...								
$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\ddots$

Note that by Condition (1) we are able to squeeze all the enabled sets in a single row.

- If  $\alpha$  contains  $n > 1$  states and is of the form  $\alpha' a s$ , then  $\mathcal{A}_\alpha$  is constructed from  $\mathcal{A}_{\alpha'}$  by replacing each fairness set that contains action  $a$  by  $\blacksquare$ , and filling the  $n$ -th row with the sets in  $wfair(A)$  and  $sfair(A)$  that are enabled in  $s$ , as in the previous case.

The array for an execution  $\alpha$  with 4 states might look like this:

	1	2	3	4	5	6	7	8	...
1	$W_{1_1}$	$S_{1_1}$	$\blacksquare$	$S_{1_2}$	$\blacksquare$	$\blacksquare$	$W_{1_5}$	$\blacksquare$	...
2	$\blacksquare$	$S_{2_1}$	$W_{2_2}$	$S_{2_2}$	$W_{2_3}$	$S_{2_3}$	$\blacksquare$	$\blacksquare$	...
3	$S_{3_1}$	$\blacksquare$	$\blacksquare$	$S_{3_4}$	$S_{3_5}$	$S_{3_6}$	$\blacksquare$	$\blacksquare$	...
4	$W_{4_1}$	$S_{4_1}$	$W_{4_2}$	$S_{4_2}$	$W_{4_3}$	$S_{4_3}$	$W_{4_4}$	$S_{4_4}$	...
5	$\blacksquare$	...							
$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\vdots$	$\ddots$

Let  $\rho = (g, f)$  be any strategy defined on  $safe(A)$  that satisfies the following conditions:

1. If  $f(\alpha) = \perp$  then the last state of  $\alpha$  enables no set in  $wfair(A) \cup sfair(A)$ .
2. If  $f(\alpha) = (a, s)$  then the last state of  $\alpha$  enables a set in  $wfair(A) \cup sfair(A)$ , and  $a$  is member of the first set  $U$  that is enabled in the last state of  $\alpha$  and that occurs in the sequence

$$\Omega(\alpha) \triangleq \mathcal{A}_\alpha[1,1] \ \mathcal{A}_\alpha[1,2] \ \mathcal{A}_\alpha[2,1] \ \mathcal{A}_\alpha[1,3] \ \mathcal{A}_\alpha[2,2] \ \mathcal{A}_\alpha[3,1] \ \mathcal{A}_\alpha[1,4] \ \dots$$

Note that a strategy  $\rho$  satisfying these properties exists since by construction the array  $\mathcal{A}_\alpha$  contains at least all the weak and strong fairness sets that are enabled in the last state of  $\alpha$ , and sequence  $\Omega(\alpha)$  enumerates all elements of  $\mathcal{A}_\alpha$ .

We show that  $live(A)$  is a live I/O automaton by proving that the outcome  $\alpha' = \mathcal{O}_\rho(\alpha, \mathcal{I})$  is fair for each finite execution  $\alpha$  and each environment sequence  $\mathcal{I}$ .

Assume that  $\alpha'$  is a finite execution. Then  $\mathcal{I}$  contains only finitely many input actions and, for  $s$  the last state of  $\alpha'$ ,  $f(\alpha') = \perp$ . Therefore, by the first assumption about strategy  $\rho$ , the last state of  $\alpha'$  enables no set in  $wfair(A)$  or  $sfair(A)$ . Hence  $\alpha'$  is fair.

Thus we may assume that  $\alpha'$  is infinite. We prove that  $\alpha'$  is fair by contradiction. Suppose  $\alpha'$  is not fair. We distinguish between two cases:

1.  $\alpha'$  is not strongly fair.

Then some strong fairness set  $S$  is enabled in an infinite number of states of  $\alpha'$  and  $\alpha'$  contains only finitely many occurrences of actions in  $S$ .

Since  $S$  is input resistant, it is enabled in an infinite number of states in which a system move is allowed by  $\mathcal{I}$ . By the first assumption about strategy  $\rho$ , it follows that  $S$  is enabled in an infinite number of states in which a locally controlled action occurs. Since there are only finitely many occurrences of actions in  $S$ , there is a state in  $\alpha'$  after which no action in  $S$  occurs. Nevertheless, there is a subsequent state of  $\alpha'$ , say the  $i$ -th state, in which  $S$  is enabled. Therefore, there is a position  $[i, j]$  such that, if  $\alpha_k$  is the finite prefix of  $\alpha'$  with  $k$  states,  $\mathcal{A}_{\alpha_k}[i, j] = S$ , for all  $k \geq i$ . Let  $l = i + j - 1$ . Then, for each  $n \geq l$ , each position preceding  $[i, j]$  in the strategy's sequence that is filled with  $\blacksquare$  in the array  $\mathcal{A}_{\alpha_n}$ , is also filled with  $\blacksquare$  in any array  $\mathcal{A}_{\alpha_m}$  with  $m > n$ . Each locally controlled action that occurs after the  $i + j - 1$ -th state from a state that enables  $S$  causes a fairness set at a position preceding  $[i, j]$  in the strategy's sequence to be replaced by  $\blacksquare$  in the array. This happens infinitely many times. But this is a contradiction since the number of preceding positions is finite.

2.  $\alpha'$  is not weakly fair.

Then some weak fairness set  $W$  is enabled in all states of an infinite suffix of  $\alpha'$  with only finitely many occurrences of actions from  $W$ .

By an argument that is almost identical to the one used in the previous case we arrive at a contradiction.

Hence  $\alpha'$  is fair and we may conclude that  $live(A)$  is a live I/O automaton. □

#### 4. COMPOSITION

Building on the work of [8, 5], there is an obvious way to define composition of fair I/O automata.

We say that two fair I/O automata  $A_1$  and  $A_2$  are *compatible* if  $safe(A_1)$  and  $safe(A_2)$  are compatible. Suppose that  $A_1$  and  $A_2$  are compatible fair I/O automata. Then the *composition*  $A_1 \parallel A_2$  is the fair I/O automaton  $A$  given by

- $safe(A) = safe(A_1) \parallel safe(A_2)$ ,
- $wfair(A) = wfair(A_1) \cup wfair(A_2)$  and  $sfair(A) = sfair(A_1) \cup sfair(A_2)$ .

Thus we simply compose the underlying safe I/O automata and take the unions of the weak and strong fairness sets. The following theorem, which is easy to prove, states that the above

composition operation for fair I/O automata is compatible with the composition operation for live I/O automata of [5].

**THEOREM 2** *Suppose that  $A_1$  and  $A_2$  are compatible fair I/O automata. Then*

$$\text{live}(A_1 \parallel A_2) = \text{live}(A_1) \parallel \text{live}(A_2).$$

#### ACKNOWLEDGEMENTS

We thank Ed Brinksma, Leslie Lamport, Roberto Segala and Jan Springintveld for useful comments on this paper.

#### REFERENCES

1. M. Abadi and L. Lamport. An old-fashioned recipe for real time. *ACM Transactions on Programming Languages and Systems*, 16(5):1543–1571, September 1994.
2. M. Abadi, L. Lamport, and S. Merz. The Dagstuhl problem – a TLA+ solution, August 1994. Available through URL <http://www.research.digital.com/SRC/personal/LeslieLamport/dagstuhl/dagstuhl.html>.
3. B. Alpern and F.B. Schneider. Defining liveness. *IPL*, 21:181–185, 1985.
4. M. Broy and L. Lamport. Specification problem, August 1994. Available through the URL <http://www.research.digital.com/SRC/personal/LeslieLamport/dagstuhl/all.html>.
5. R. Gawlick, R. Segala, J.F. Søgaard-Andersen, and N. Lynch. Liveness in timed and untimed systems. In S. Abiteboul and E. Shamir, editors, *Proceedings 21<sup>th</sup> ICALP*, Jerusalem, volume 820 of *Lecture Notes in Computer Science*. Springer-Verlag, 1994. A full version appears as MIT Technical Report number MIT/LCS/TR-587.
6. B. Jonsson. Compositional specification and verification of distributed systems. *ACM Transactions on Programming Languages and Systems*, 16(2):259–303, March 1994.
7. L. Lamport. The temporal logic of actions. *ACM Transactions on Programming Languages and Systems*, 16(3):872–923, March 1994.
8. N.A. Lynch and M.R. Tuttle. Hierarchical correctness proofs for distributed algorithms. In *Proceedings of the 6<sup>th</sup> PODC*, pages 137–151, August 1987. A full version is available as MIT Technical Report MIT/LCS/TR-387.
9. Z. Manna and A. Pnueli. *The Temporal Logic of Reactive and Concurrent Systems: Specification*. Springer-Verlag, 1992.

## A. SAFE AND LIVE I/O AUTOMATA

In this appendix we review some basic definitions from [5].

*Safe I/O automata* A *safe I/O automaton*  $B$  consists of the following components:

- A set  $states(B)$  of *states* (possibly infinite).
- A nonempty set  $start(B) \subseteq states(B)$  of *start states*.
- A set  $acts(B)$  of *actions*, partitioned into three sets  $in(B)$ ,  $int(B)$  and  $out(B)$  of *input*, *internal* and *output* actions, respectively. Actions in  $local(B) \triangleq out(B) \cup int(B)$  are called *locally controlled*.
- A set  $steps(B) \subseteq states(B) \times acts(B) \times states(B)$  of *transitions*, with the property that for every state  $s$  and input action  $a \in in(B)$  there is a transition  $(s, a, s') \in steps(B)$ .

We let  $s, s', \dots$  range over states, and  $a, \dots$  over actions. We write  $s \xrightarrow{a}_B s'$ , or just  $s \xrightarrow{a} s'$  if  $B$  is clear from the context, as a shorthand for  $(s, a, s') \in steps(B)$ .

*Enabling* An action  $a$  of  $B$  is *enabled* in a state  $s$  iff  $s \xrightarrow{a} s'$  for some  $s'$ . Since every input action is enabled in every state, safe I/O automata are said to be *input enabled*. The intuition behind the input-enabling condition is that input actions are under control of the environment and that the system that is modeled by an safe I/O automaton cannot prevent the environment from doing these actions.

*Executions* An *execution fragment* of a safe I/O automaton  $B$  is a finite or infinite alternating sequence  $s_0 a_1 s_1 a_2 s_2 \dots$  of states and actions of  $B$ , beginning with a state, and if it is finite also ending with a state, such that for all  $i$ ,  $s_i \xrightarrow{a_{i+1}} s_{i+1}$ . An *execution* is an execution fragment that begins with a start state. We write  $execs^*(B)$  for the set of finite executions of  $B$ , and  $execs(B)$  for the set of all executions of  $B$ . A state  $s$  of  $B$  is *reachable* if it is the last state of some finite execution of  $B$ .

*Live I/O automata* Intuitively, a *live I/O automaton* is a pair of a safe I/O automaton  $B$  and a set  $L$  of executions of  $B$  such that  $B$  can always generate an execution in  $L$  independently of the input provided by its environment. Formally, live I/O automata can be defined in terms of a two person game between a system player and an environment player. The goal of the system player is to construct an execution in  $L$ , and the goal of the environment player is to prevent this. The pair  $(B, L)$  is a live I/O automaton if there exists a strategy by which the system player can always win the game, irrespective of the behavior of the environment player.

A *strategy* defined on a safe I/O automaton  $B$  is a pair of functions  $(g, f)$  where  $g : execs^*(B) \times in(B) \rightarrow states(B)$  and  $f : execs^*(B) \rightarrow (local(B) \times states(B)) \cup \{\perp\}$  such that

1.  $g(\alpha, a) = s \Rightarrow \alpha a s \in execs^*(B)$ ,
2.  $f(\alpha) = (a, s) \Rightarrow \alpha a s \in execs^*(B)$ .

An *environment sequence* for  $B$  is an infinite sequence of symbols from  $in(B) \cup \{\lambda\}$  with infinitely many occurrences of  $\lambda$ .

Let  $\rho = (g, f)$  be a strategy for  $B$ ,  $\mathcal{I} = a_1 a_2 a_3 \cdots$  an environment sequence for  $B$ , and  $\alpha$  a finite execution of  $B$ . Then the *outcome*  $\mathcal{O}_\rho(\alpha, \mathcal{I})$  is the limit of the sequence  $(\alpha_i)_{i \geq 0}$  of finite executions defined inductively by

- $\alpha_0 = \alpha$ .
- If  $i > 0$  then
  1.  $a_i = \lambda \wedge f(\alpha_{i-1}) = (a, s) \Rightarrow \alpha_i = \alpha_{i-1} a s$ ,
  2.  $a_i = \lambda \wedge f(\alpha_{i-1}) = \perp \Rightarrow \alpha_i = \alpha_{i-1}$ ,
  3.  $a_i \in in(B) \wedge g(\alpha_{i-1}, a_i) = s \Rightarrow \alpha_i = \alpha_{i-1} a_i s$ .

A *live I/O automaton* is a pair  $(B, L)$  with  $B$  a safe I/O automaton and  $L \subseteq execs(B)$  such that there exists a strategy  $\rho$  defined on  $B$  with for any finite execution  $\alpha$  of  $B$  and any environment sequence  $\mathcal{I}$  for  $B$ ,  $\mathcal{O}_\rho(\alpha, \mathcal{I}) \in L$ .

*Composition* Two safe I/O automata  $B_1$  and  $B_2$  are *compatible* if  $out(B_1) \cap out(B_2) = \emptyset$ ,  $int(B_1) \cap acts(B_2) = \emptyset$ , and  $int(B_2) \cap acts(B_1) = \emptyset$ . The *composition*  $B_1 \parallel B_2$  of a pair of compatible safe I/O automata  $B_1, B_2$  is the safe I/O automaton  $B$  defined by

- $states(B) = states(B_1) \times states(B_2)$ ,
- $start(B) = start(B_1) \times start(B_2)$ ,
- $acts(B) = in(B) \cup out(B) \cup int(B)$ , where

$$\begin{aligned} in(B) &= (in(B_1) \cup in(B_2)) - (out(B_1) \cup out(B_2)), \\ out(B) &= out(B_1) \cup out(B_2), \\ int(B) &= int(B_1) \cup int(B_2), \end{aligned}$$

- $steps(B)$  is the set of triples  $((s_1, s_2), a, (s'_1, s'_2))$  in  $states(B) \times acts(B) \times states(B)$  such that, for  $i \in \{1, 2\}$ , if  $a \in acts(B_i)$  then  $s_i \xrightarrow{a}_{B_i} s'_i$  else  $s_i = s'_i$ .

Let  $B_1, B_2$  be safe I/O automata,  $L_1 \subseteq execs(B_1)$  and  $L_2 \subseteq execs(B_2)$ . The pairs  $(B_1, L_1)$  and  $(B_2, L_2)$  are *compatible* if  $B_1$  and  $B_2$  are compatible. The *composition*  $(B_1, L_1) \parallel (B_2, L_2)$  of two compatible pairs  $(B_1, L_1)$  and  $(B_2, L_2)$  is the pair  $(B, L)$  defined by

- $B = B_1 \parallel B_2$ ,
- $L = \{\alpha \in execs(B) \mid \alpha \upharpoonright A_1 \in L_1 \text{ and } \alpha \upharpoonright A_2 \in L_2\}$ .

Here  $\alpha \upharpoonright A_i$  is obtained by projecting each state in  $\alpha$  on the  $i$ -th component and by removing each action that is not in  $acts(A_i)$  together with the state that follows it.

A major result of [5] is that the class of live I/O automata is closed under composition.

**THEOREM 3** *Let  $(B_1, L_1)$  and  $(B_2, L_2)$  be compatible live I/O automata. Then  $(B_1, L_1) \parallel (B_2, L_2)$  is a live I/O automaton.*